We have developed a patterning technique to define ultrafine lines with high density and good uniformity using sidewall structures. Approximately 50 nm multiple lines, which have 70 nm as the narrowest space between the lines, are defined by the pattern multiplication technique. Linewidths are measured at several points on wafers and their uniformity is verified. These patterns have a good uniformity ͑deviation 2.26 -4.35 nm͒. Also, die-to-die uniformity is very good. The advantage of this technique is the easy control ͑using sidewall width control͒ of the line and space of patterns. This technique is free from the proximity effect because of the process using a sidewall hard mask. Thus, it is expected that the pattern multiplication technique can be applied to fabricate single electron devices, quantum devices, and other nanoscale devices.
I. INTRODUCTION
For several decades, device scaling down has been pursued because it makes devices more efficient and faster. To fabricate terabit memory and high-performance logic, devices should be scaled down to the nanoscale region. Many experimental results have been reported, each claiming that devices with 20-30 nm gate lengths have been fabricated. 1, 2 In addition, nanoscale patterning is indispensable in the fabrication of single electron devices and quantum devices. 3, 4 To fabricate these devices, many lithography techniques have been developed and used. 5 Among these lithography techniques, electron-beam ͑e-beam͒ lithography is most frequently used for nanoscale patterning. But e-beam lithography has very low throughput. In addition, the conventional e-beam gives rise to secondary electron effects and proximity effects. 6 While these approaches would require much effort and cost to improve resolution further, other techniques using conventional processes to realize ultrafine patterns have been pursued. For example, a photoresist thinning process based on an isotropic plasma-ashing technique was reported 7 and a reoxidation technique is available to make polycrystallinesilicon ͑poly-Si͒ linewidth narrower. But the drawback of these techniques is the difficulty in controlling accurate linewidth and uniformity.
The sidewall-patterning method is a process to define patterns using a sidewall as an etching hard mask. 8 This article proposes a pattern multiplication technique based on this sidewall-patterning method. This method can generate ultrafine multiple lines without the need of additional lithography techniques, ͑such as phase-shifting mask, off-axis illumination, and optical-proximity correction͒ or state-of-theart equipment. We have demonstrated very uniform poly-Si multiple lines of about 50 nm line-width using our technique.
II. PROCESS FOR DEFINING MULTIPLE LINES
Using the sidewall-patterning method, doped/undoped poly-Si lines of about 50 nm width were fabricated. Figure  1͑a͒ is the cross-sectional scanning electron microscope ͑SEM͒ image of the doped poly-Si pattern with a 54 nm width. However, because the poly-Si layer was overetched, a little undercut occurred. Because excessive overetching can result in an undercut effect, so overetching should be controlled within a reasonable range. Because doped poly-Si is more fragile than undoped poly-Si, the doped poly-Si line profile in Fig. 1͑a͒ shows the undercut effect. To eliminate this undesirable effect, we suggest an undoped poly-Si line. Figure 1͑b͒ shows the undoped poly-Si line of 45 nm width. Also, in spite of the overetching process, no undercut was found.
Figures 1͑c͒ and 1͑d͒ show the plan view of the doped and undoped poly-Si line patterns, respectively. Although they seem to be bending at many positions, their linewidth is quite uniform. These zigzag shapes result from the stepper mask patterns that were made by e-beam lithography. Since the edge of Cr mask patterns are not straight, the sidewall was formed along the irregular pattern. So, the shapes result from the Cr mask pattern, not from the sidewall-patterning process.
The linewidth uniformity can be analyzed by measuring electrical characteristics, such as resistance or conductance. However, the undoped patterns have very low conductivity so that measuring electrical characteristics has no meaning. For this reason, we have measured electrical characteristics of a doped poly-Si line. The uniformity of 50 nm doped poly-Si patterns was analyzed by measuring conductance. In Fig. 2 , as the reciprocal of the line length increases, the conductance increases linearly. Conductance variation is very small, except for the 50 m line. In addition, wafer-to-wafer variation is shown to be very small, with an average conductance difference of 1.5%.
From these results, it can be concluded that, by the sidewall-patterning method, poly-Si lines with nanoscale width can be defined uniformly and reproducibly. However, lines fabricated by the sidewall-patterning method have mscale spacing due to the limit of the photolithography mask. In order to form ultrafine lines more densely, we propose a pattern multiplication technique.
The pattern multiplication technique is an extension of the aforementioned sidewall-patterning method. Using this technique, closely spaced ultrafine lines can be generated. Because the technique is based on the sidewall-patterning method, we can expect that generated patterns would have good uniformity.
The process sequence of the sidewall-multiline-patterning technique is illustrated in Fig. 3 . Tetraethoxysilane ͑TEOS͒ and poly-Si are deposited on a silicon bare wafer. The final patterns are defined at this poly-Si layer. Next, TEOS and amorphous-Si (a-Si) deposition is repeated three times. Dummy patterns for sidewall formation are formed at the TEOS layers, and the a-Si layers are used as the buffer layers. The buffer layer protects underlayers during the nitride etch back and TEOS layer removal.
The first TEOS dummy patterns are defined by photolithography and dry etching ͓Fig. 3͑a͔͒. Nitride is deposited ͓Fig. 3͑b͔͒ and etched back, and the first sidewall is formed on the both sides of the dummy patterns ͓Fig. 3͑c͔͒. The first TEOS dummy patterns are removed in 7:1 BHF selectively, so only the first nitride sidewalls remain on the first a-Si buffer layer ͓Fig. 3͑d͔͒. This a-Si buffer layer is etched using these sidewalls as a hard mask. The second TEOS dummy patterns are defined using the defined a-Si buffer as a hard mask ͓Fig. 3͑e͔͒. These patterns have a smaller line/space than the first TEOS dummy patterns. The number of lines is twice that of the first lines. The second nitride sidewall is formed by the etch-back process ͓Fig. 3͑f͔͒. As the second TEOS dummy patterns are etched selectively, the first poly-Si buffers on TEOS patterns are removed by the lift-off process ͓Fig. 3͑g͔͒. If the lift-off process is not used, the lower a-Si buffer layer should be thicker than the upper layer, so that a part of the lower layer remains during the etching of the upper layer. Due to lift off, there is no need for an additional a-Si buffer etching step. Therefore, the a-Si buffer layer can have enough thickness to protect the underlayer. Thus, the overall pattern multiplication process is simplified significantly. Only the second nitride sidewalls remain on the second poly-Si buffer layer. Then, the third TEOS dummy patterns are defined ͓Fig. 3͑h͔͒. This sequence of process steps is repeated one more time, and final poly-Si multiple patterns with a smaller line/space than the third TEOS patterns are fabricated. If we repeat this process one more time, we can define multiple lines with a smaller line/ space ͓Fig. 3͑i͔͒. FIG. 4 . SEM images ͑sidewall-multiline-patterning technique͒: ͑a͒ the cross-sectional view of undoped poly-Si multiple patterns, ͑b͒ the plan view of undoped poly-Si multiple patterns, ͑c͒ the cross-sectional view of doped poly-Si multiple patterns, and ͑d͒ the plan view of doped poly-Si multiple patterns.
FIG. 3.
Process sequence of sidewallmultiline-patterning: ͑a͒ definition of the first TEOS dummy patterns by photolithography and dry etching, ͑b͒ nitride deposition, ͑c͒ nitride etch back, ͑d͒ removal of the first TEOS dummy patterns in 7:1 BHF, ͑e͒ definition of the second TEOS dummy patterns using the defined ␣-Si buffer as a hard mask, ͑f͒ formation of the second nitride sidewall by etch-back process, ͑g͒ removal of the second TEOS dummy patterns in 7:1 BHF ͑lift-off process͒, ͑h͒ the third TEOS dummy patterns, and ͑i͒ final poly-Si patterns.
III. EXPERIMENTAL RESULTS AND DISCUSSIONS
Doped/undoped poly-Si multiple lines of about 50 nm width are fabricated through this process. Figure 4͑a͒ shows undoped poly-Si patterns. These final patterns have a 58 nm linewidth and their narrowest space is 70 nm. Figure 4͑c͒ is the cross-sectional SEM image of doped poly-Si multiple lines with 47 nm width. When we cut the wafer to make the SEM observation sample, a slight leaning of doped patterns in Fig. 4͑c͒ occurs.
Figures 4͑b͒ and 4͑d͒ are the plan view of the final patterns. These show that ultrafine lines have no cutting and there is no adhesion between lines. The zigzag shapes in the final patterns come from the mask patterns at the photolithography step, similar to the zigzag shapes caused by the sidewall-patterning method. Clear evidence of the origin of the zigzag pattern is the fact that the four lines generated from one edge of the lithographically defined layer have more or less the same bending positions. The uniformity of the linewidth is analyzed from the plan view SEM at several locations on a wafer. These results are illustrated in Figs. 5-7. From one of the first TEOS dummy patterns eight generated lines are selected at two dies. Next, the width of these lines is measured at 14 points along each line. Figures 5͑a͒ and 5͑b͒ are the measured data of a die at the center and on the edge of a wafer, respectively. In Figs. 5͑a͒ and 5͑b͒, a point represents the average width of one line and the error bar shows the width deviation of this line. Eight lines have a similar width, and each line is also uniform at both the center and the edge of the wafer. The average linewidth is 47.01 nm ͑standard deviation 3.68 nm͒ at the center and 47.95 nm ͑standard deviation 3.58 nm͒ at the edge of the wafer. Also, the variation of each pattern is very small ͑deviation is 2.30-4.35 nm at the center and 2.26 -3.72 nm at the edge͒.
Next, many lines are selected randomly on a wafer and their widths are measured. In Fig. 6 , the points and error bars have the same meanings as in Fig. 5 . This shows that almost all patterns have a very uniform linewidth of about 45-50 nm.
The average width of these patterns at each die is compared in Fig. 7 . Two dies are located in the center of the wafer and the others are located in the edge of the wafer. In Fig. 7 , the points and error bars show the average width and the width deviation of many lines at a die, respectively. Regardless of the position on the wafer, the average linewidth is very uniform. From these results, we can say that multiple patterns defined by the sidewall-multiline-patterning technique are very uniform at each pattern, between patterns in a die, and between dies on the wafer.
IV. CONCLUSIONS
We propose a pattern multiplication technique which is a proximity-effect-free fabrication process. The process is significantly simplified by the lift-off process. Poly-Si multiple lines of about 50 nm width, which have 70 nm as the narrowest space, are realized using this technique. These multiple patterns have good uniformity ͑deviation 2.26 -4.35 nm͒. Also, the die-to-die uniformity is very good.
